Reconfigurable pipelined 2-D convolvers for fast digital signal processing

نویسندگان

  • B. Bosi
  • Guy Bois
  • Yvon Savaria
چکیده

In order to make software applications simpler to write and easier to maintain, a software digital signal processing library that performs essential signal and image processing functions is an important part of every DSP developer’s toolset. In general, such a library provides high-level interface and mechanisms, therefore developers only need to known how to use algorithm, not the details of how they work. Then, complex signal transformations become function calls, e.g. C-callable functions. Considering the 2-D convolver function as an example of great significance for DSPs, this work proposes to replace this software function by an emulation on a FPGA initially configured by software programming. Therefore, the exploration of the 2-D convolver’s design space will provide guidelines for the development of a library of DSP-oriented hardware configurations intended to significantly speed-up the performance of general DSP processors. Based on the specific convolver, and considering operators supported in the library as hardware accelerators, a series of trade-offs for efficiently exploiting the bandwidth between the general purpose DSP and the accelerators are proposed. In terms of implementation, this work explores the performance and architectural tradeoffs involved in the design of an FPGA-based 2D convolution coprocessor for the TMS320C40 DSP microprocessor from Texas Instruments. However, the proposed concept is not limited to a particular processor. Copyright  1999 IEEE . This paper is an extended version of a paper accepted in the IEEE VLSI Systems Transaction. The paper will be published in 1999. Personnel use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collectives works for resale or redistribution to servers or lists, or to reuse any copyrithed component of this work in other works, must be obtained from the IEEE. Contact: Manager, Copyrights and Permissions / IEEE service Center / 445 Hoes Lane / P.O. Box 1331 / Pistacataway, NJ 08855-1331, USA. Telephone: + Intl. 732562-3966.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

Optimal fast digital error correction method of pipelined analog to digital converter with DLMS algorithm

In this paper, convergence rate of digital error correction algorithm in correction of capacitor mismatch error and finite and nonlinear gain of Op-Amp has increased significantly by the use of DLMS, an evolutionary search algorithm. To this end, a 16-bit pipelined analog to digital converter was modeled. The obtained digital model is a FIR filter with 16 adjustable weights. To adjust weights o...

متن کامل

Variable Precision Floating-Point Divide and Square Root for Efficient FPGA Implementation of Image and Signal Processing Algorithms

Field Programmable Gate Arrays (FPGAs) are frequently used to accelerate signal and image processing algorithms due to their flexibility, relatively low cost, high performance and fast time to market. For those applications where the data has large dynamic range, floating-point arithmetic is desirable due to the inherent limitations of fixed-point arithmetic. Moreover, optimal reconfigurable ha...

متن کامل

Reconfigurable Design of Pipelined CORDIC Processor for Digital Sine-Cosine

Digital sine and cosine waves have been used in countless applications in the field of vector rotated Digital Signal Processing (DSP). The COordinate Rotation DIgital Computer (CORDIC) algorithm has become very popular due to its simplicity in catering to almost perfect digital sine and cosine waveforms during modulation and demodulation processes in DSP modules. In this paper, we have presente...

متن کامل

Design and Implementation of Pipelined Floating Point Fast Fourier Transform Processor

There are several methodologies and techniques that already offer hardware and software solutions for computing Fast Fourier Transform (FFT), which have advantages for specific applications. These solutions are developed for running in several platforms, such as GPU, DSP, FPGA and ASIC and they are usually described in C/C++ language or HDL. Implementation intended for reconfigurable logic is u...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEEE Trans. VLSI Syst.

دوره 7  شماره 

صفحات  -

تاریخ انتشار 1999